In this paper, we present design of a PCI (Peripheral Component Interconnect) 
I. Introduction
PCI [1] is a computer bus for attaching hardware devices in a computer. These devices can take either the form of an IC fitted onto the motherboard itself, called a planar device in the PCI specification, or an expansion card that fits into a slot.. It was originated at IntelInc in the early 1990"s as standard methods of interconnecting chips on a board. It was later adopted as an industry standard administered by the PCI Special Interest Group or the PCI SIG. Typical PCI cards used in PCs include: network cards, sound cards, modems, extra ports such as USB or serial, TV tuner cards and disk controllers. PCI video cards replaced ISA and VESA cards, until growing bandwidth requirements outgrew the capabilities of PCI; the preferred interface for video cards became AGP, and then PCI Express [2] .
In this paper we designed PCI slave or Target Controller which will communicate with both Master and Asynchronous SRAM 64kX8Memory. The master will give commands to the slave and the slave will respond to according to master commands which are generated from target state machine.PCI provides direct access to system memory for connected devices [3] , but uses a bridge to connect to the front side bus and therefore to the CPU, that means it is higher performance bus and eliminates the potential for interference with the CPU.PCI cards use 47 pins to connect provided CPU [3] . The PCI bus is able to work with so few pins because of hardware multiplexing, which means that the device sends more than one signal over a single pin. The connectors at the end of the card are connected to the mother board slot and are called gold fingers.
II. PCI TARGET DATA PATH
In Fig1 the target controller [4] provides the control signals to the SRAM for read and writes cycles. The master sends the address, data and other control signals. Based on these signals the controller initiates the read and writes cycles.
Figure1: PCI Data Path
Firstly, the address and data are stored in buffers [5] and the control signals are provided to the controller. Based on the control signal it provides the enables and multiplexer select input. For read signal the outgoing data is stored in the out buffers and then transmitted on the multiplexed bidirectional multiplexed data bus. The input and output enables are activated while data transferring between data buffers and slave.
2.1Asynchronous SRAM:
Figure2: Asynchronous SRAM The SRAM 64kX8 as shown in Fig 2 will active when chip select (cs#) is asserted high. When cs# is asserted and we# is also asserted then the input data to the SRAM is written into CNT_ADR_OUT [15:0] location in asynchronous SRAM. When cs# and oe# both are asserted and we# is reasserted then the data from the SRAM [6] is read into data [7: 0] bus. When both we# and oe# asserted at the same time then invalid operation. 
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III.
Target State Machine Target_Term state: In this state STOP# is asserted to implement a target termination. When FRAME# is "1" and IRDY# is "0" the turnaround cycle can occur.
TARGET CONTROLLER
Figure5: Target Controller Fig5 shows the pin diagram of PCI Target Controller [8] , in which all the control signals, interfacing signals and data output represented with appropriate signal names.
IV.
Experimental Results loading value If both are matched hit signal is generated. 
4.1PCI Technical Information
V. Conclusion
We have been successfully modelled PCI target controller and verified its functional behaviour with the help of simulation results. The design is working properly without any latency. The command signals of Master are generated through the test bench and the Target is responding to the commands generated by the master. The read and write transactions implemented by interfacing with SRAM 64*8 memory and the simulation results are shown. We compared the simulation results with the expected results and those results are matched. The data transfer rate of PCI is 132Mbytes which is good factor and demanding data rates of multimedia, network disk drives and other peripherals. PCI has the potential to transfer of 64 bit data words at a faster rate, 66MHz clock rate.
